

Code Generation is a Constraint Problem

Roberto Castañeda Lozano – SICS

Mats Carlsson – SICS

Frej Drejhammar – SICS

Christian Schulte – KTH, SICS




SweConsNet'12

Outline

- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Compilers, Code Generation, Register Allocation

■ Traditional compiler:



■ Key code generation task: register allocation

- assignment
- spilling
- coalescing
- packing
- local vs. global

Problems in Traditional Code Generation

- All tasks are interdependent
 - staging is sub-optimal
- Each task is NP-hard: solved by heuristic algorithms
 - fast but sub-optimal and complex

“Lord knows how GCC does register allocation right now”. (Anonymous, GCC Wiki)

Can We Do Better?

1 Potentially optimal code:

- task integration
- combinatorial optimization

2 Simpler design: separation of modeling and solving

... sounds like something for CP

■ previous CP approaches:

- scheduling only (Malik *et al.*, 2008)
- integrated code generation
 - scheduling, *assignment* (Kuchcinski, 2003)
 - selection, scheduling, allocation (Leupers *et al.*, 1997)

→ limitation: local (cannot handle control-flow)

Our Approach

- Constraint model unifying
 - global register allocation with all its essential aspects
 - instruction scheduling
- Based on a novel program representation
- Robust code generator based on a problem decomposition
- Current code quality: on par with LLVM (state of the art)

- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Running Example: Factorial

```
int factorial(int n) {  
    int f = 1;  
    while (n > 0) {  
        f = f * n;  
        n--;  
    }  
    return f;  
}
```


Low-Level Program Representation

- After instruction selection
- Control-flow graph:
 - vertices: blocks of instructions without control-flow
 - arcs: jumps and branches
- Instruction: defined temps, operation, used temps


$$t_7 \leftarrow \text{mul } t_6, t_5$$

- A temp is live while it might still be used
- Two temps interfere if they are live simultaneously
 - non-interfering temps can share registers

Linear Static Single Assignment (LSSA)

- How to model interference of *global* temps?
 - start from Static Single Assignment (SSA)
 - decompose global temps into multiple local temps
- New invariant: in LSSA all temps are local
 - simple interference model
- Input form to the register allocation model

Linear Static Single Assignment: Factorial




- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Register Assignment

to which register do we assign each temporary t ?


r_t ?

Register Assignment: Geometric View



- Interfering temps cannot share registers: disjoint2
- Global: congruent temps share the same register

Register Assignment: Example



$r_{t_1} \mapsto \$ra, r_{t_2} \mapsto \$a0, r_{t_3} \mapsto \$v0, r_{t_4} \mapsto \$v1$


- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Spilling and Coalescing: Copies


- Spilling requires copying temps from/to memory
 - introduce copy instructions
- Copy operations:
 - register to memory (`sw`)
 - memory to register (`lw`)
 - register to register (`move`)
 - nothing (`null`)
- Copies can be implemented by different operations:

$$t_6 \leftarrow \{\text{sw, move, null}\} t_3$$

Spilling and Coalescing: Factorial with Copies



Spilling and Coalescing: Unified Register File



Spilling and Coalescing: Operation Variables

which operation implements each copy instruction i ?

Spilling and Coalescing: Constraints

- Operation selection:

The register spaces to which copy temps are allocated are determined by the selected operation.

if $t_6 \leftarrow t_3$ is implemented by sw:

- t_3 must be assigned to processor registers
- t_6 must be assigned to memory registers

- Coalescing:


A copy is implemented by `null` iff its temps are assigned to the same register.

Spilling and Coalescing: Example

- Block with two copies:


- $t_5 \leftarrow \text{null } t_2$

- $t_6 \leftarrow \text{sw } t_3$



- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Register Packing



- No model changes required

- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

Instruction Scheduling


in which cycle is each instruction i issued?

- Classic scheduling model:
 - dependencies among instructions
 - resource constraints
- Connection to register allocation: live ranges


- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion

LSSA Decomposition

- Key: congruences are the only link between blocks



Solving Strategy




- 1 Convert to LSSA form
- 2 Solve satisfaction problem for **global** register assignment
- 3 Solve **local** optimization problems for each block
 - minimize makespan
- 4 Combine local solutions to form a global one
- 5 Iterate until optimality (or time-out)

- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion


Experiment Setup

- 86 functions from bzip2 (SPECint 2006 suite)
- Selected MIPS32 instructions with LLVM 3.0
- Implementation with Gecode 3.7.3
- Sequential search on standard desktop machine

Quality of Generated Code vs. LLVM



Solving Time



- 1 Introduction
- 2 Program Representation
- 3 Constraint Model
 - Register Assignment
 - Spilling and Coalescing
 - Register Packing
 - Instruction Scheduling
- 4 Decomposition Solver
- 5 Results
- 6 Conclusion**

Conclusion

- 1 Model unifying:
 - essential aspects of register allocation
 - instruction scheduling

→ state-of-the-art code quality
 - 2 Problem decomposition

→ robust generator for thousands of instructions
- Key: tailored problem representation (LSSA form)
 - Lots of future work:
 - search heuristics, symmetry breaking . . .
 - integration with instruction selection
 - evaluate for other processors and benchmarks